View HYB18T512161BF-20_4122434.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

December 2006
HYB18T 512161 B F
512-Mbit x16 DDR2 SDRAM DDR2 SDRAM RoHS compliant
Internet Data Sheet
Rev. 1.43
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512161BF Revision History: 2006-11, Rev. 1.43 Page All 94-101 82-86 All All 9 86 77 - 80 67 71 76 77 78 86 Subjects (major changes since last revision) Adapted internet edtion added chapter 7 explaining AC timing measurement condition (reference load ; slew rate ; set up & hold timing references ; derating values for input /command ,data ) setup & hold timings are changed with reference to Industrial standard definition removed all the occurances of RDQS as it in not used in graphics (x16) Qimonda Update added power supply info for [-20 and -22] table 41: change IDD max to IDD typ Corrected AC Timing values for -20 speedsort in table 35 and table 36 table 18: added speed sort -20 table 24: added speed sort -20 table 33 and table 34: added speed sort -20 table 35: change CL=7 2.0 tCK (speed sort -20) table 36: added all values for speed sort -20 table 41: added all IDD values (all speed sorts)
Previous Revision: 2006-09, Rev. 1.32 Previous Revision: 2006-03, Rev. 1.31
Previous Revision: 2006-02, Rev. 1.21
We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.com
qag_techdoc_rev400 / 3.2 QAG / 2006-08-01 03292006-L40N-L04G
2
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
1
Overview
This chapter gives an overview of the 512-Mbit Double-Data-Rate-Two SDRAM product family for graphics application and describes its main characteristics.
1.1
Features
The 512-Mbit Double-Data-Rate-Two SDRAM offers the following key features: * Commands entered on each positive clock edge, data and * 1.8 V 0.1V VDD for [-25/-28/-33] * 2.0 V 0.1V VDD for [-20/-22] data mask are referenced to both edges of DQS * 1.8 V 0.1V VDDQ for [-25/-28/-33] * Data masks (DM) for write data * 2.0 V 0.1V VDDQ for [-20/-22] * Posted CAS by programmable additive latency for better * DRAM organizations with 16 data in/outputs command and data bus efficiency * Double Data Rate architecture: * Off-Chip-Driver impedance adjustment (OCD) and On- two data transfers per clock cycle Die-Termination (ODT) for better signal quality. - four internal banks for concurrent operation * Auto-Precharge operation for read and write bursts * Programmable CAS Latency: 3, 4, 5, 6, 7 * Auto-Refresh, Self-Refresh and power saving Power* Programmable Burst Length: 4 and 8 Down modes * Differential clock inputs (CK and CK) * Average Refresh Period 7.8 s at a TCASE lower than * Bi-directional, differential data strobes (DQS and DQS) are 85 C, 3.9 s between 85 C and 95 C transmitted / received with data. Edge aligned with read * Full Strength and reduced Strength (60%) Data-Output data and center-aligned with write data. Drivers * DLL aligns DQ and DQS transitions with clock * 2kB page size * DQS can be disabled for single-ended data strobe * Packages: P-TFBGA-84 for x16 components operation * RoHS Compliant Products1)
TABLE 1
Ordering Information for RoHS compliant products
Product Number HYB18T512161BF-20/22/25/28/33 Org. x16 Clock (MHz) 500/450/400/350/300 Package P-TFBGA-84
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
Rev. 1.43, 2006-11 03292006-L40N-L04G
3
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
1.2
Description
latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a single ended DQS or differential DQS-DQS pair in a source synchronous fashion. A 15-bit address bus for x16 components is used to convey row, column and bank address information in a RAS-CAS multiplexing style. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes. The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation. The DDR2 SDRAM is available in P-TFBGA package.
The 512-Mb DDR2 DRAM is a high-speed Double-DataRate-Two CMOS DRAM device containing 536,870,912 bits and internally configured as a quad-bank DRAM. The 512-Mb device is organized as 8 Mbit x 16 I/O x 4 banks chip. These devices achieve high speed transfer rates starting at 400 Mb/sec/pin for general applications. The device is designed to comply with all DDR2 DRAM key features: 1. posted CAS with additive latency, 2. write latency = read latency - 1, 3. normal and weak strength data-output driver, 4. Off-Chip Driver (OCD) impedance adjustment 5. On-Die Termination (ODT) function. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are
Rev. 1.43, 2006-11 03292006-L40N-L04G
4
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
2
2.1
Pin Configuration
Pin Configuration
The pin configuration of a DDR2 SDRAM is listed by function in Table 2. The abbreviations used in the Pin#/Buffer Type columns are explained in Table 3 and Table 4 respectively. The pin numbering for the FBGA package is depicted in Figure 1 for x16.
TABLE 2
Pin Configuration of DDR SDRAM
Ball#/Pin# Name Pin Type I I I I I I I I I - Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL - Chip Select Bank Address Bus 1:0 Clock Enable Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE) Function
Clock Signals x16 organization J8 K8 K2 K7 L7 K3 L8 L2 L3 L1 CK CK CKE RAS CAS WE CS BA0 BA1 NC Clock Signal CK, Complementary Clock Signal CK
Control Signals x16 organization
Address Signals x16 organization
Rev. 1.43, 2006-11 03292006-L40N-L04G
5
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Ball#/Pin# M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 G8 G2 H7 H3 H1 H9 F1 F9 C8 C2 D7 D3 D1 D9 B1 B9 B7 A8 F7 E8
Name A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 AP A11 A12 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 UDQS UDQS LDQS LDQS
Pin Type I I I I I I I I I I I I I I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
Buffer Type SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL
Function Address Signal 12:0,Address Signal 10/Autoprecharge
Data Signals x16 organization Data Signal 15:0 Note: Bi-directional data bus. DQ[15:0] for x16 components
Data Strobe x16 organization Data Strobe Upper Byte
Data Strobe Lower Byte
Rev. 1.43, 2006-11 03292006-L40N-L04G
6
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Ball#/Pin#
Name
Pin Type I I PWR PWR PWR PWR AI PWR PWR PWR PWR PWR PWR NC
Buffer Type SSTL SSTL - - - - - - - - - - - -
Function
Data Mask x16 organization B3 F3 UDM LDM Data Mask Upper Byte Data Mask Lower Byte I/O Driver Power Supply Power Supply Power Supply Power Supply I/O Reference Voltage I/O Driver Power Supply Power Supply Power Supply Power Supply Power Supply Power Supply Not Connected
Power Supplies x16 organizations A9,C1,C3,C7,C VDDQ 9
VDD A7,B2,B8,D2,D VSSQ
A1 8 A3,E3 J2
VSS
Power Supplies x16 organization
VREF E9, G1, G3, G7, VDDQ
G9 J1
VDDL VDD E7, F2, F8, H2, VSSQ
E1, J9, M9, R1 H8 J7 J3,N1,P9
VSSDL VSS
Not Connected x16 organization A2, E2, L1, R3, NC R7, R8 K9 ODT
Other Pins x16 organization I SSTL On-Die Termination Control
TABLE 3
Abbreviations for Pin Type
Abbreviation I O I/O AI PWR GND NC Description Standard input-only pin. Digital levels. Output. Digital levels. I/O is a bidirectional input/output signal. Input. Analog levels. Power Ground Not Connected
Rev. 1.43, 2006-11 03292006-L40N-L04G
7
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 4
Abbreviations for Buffer Type
Abbreviation SSTL LV-CMOS CMOS OD Description Serial Stub Terminated Logic (SSTL_18) Low Voltage CMOS CMOS Levels Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.
Pin Configuration for x16 components, P-TFBGA-84 (top view)
FIGURE 1
Note: 1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0] 2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8] 3. VDDL and VDDSL are power and ground for the DLL. They are isolated on the device from VDD, VDDQ, VSS and VSSQ.
Rev. 1.43, 2006-11 03292006-L40N-L04G
8
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
2.2
512 Mbit DDR2 Addressing
TABLE 5
512-Mbit DDR2 Addressing
Configuration Bank Address Number of Banks Auto-Precharge Row Address Column Address Number of Column Address Bits Number of I/Os Page Size [Bytes]
1) Referred to as 'colbits' 2) Referred to as 'org' 3) PageSize = 2colbitsx org/8 [Bytes
32-Mbit x 16 BA[1:0] 4 A10 / AP A[12:0] A[9:0] 10 16 2048 (2K)
Note
1) 2) 3)
Rev. 1.43, 2006-11 03292006-L40N-L04G
9
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
3
Functional Description
TABLE 6
Mode Register Definition (BA[1:0] = 00B)
Field BA1 BA0 PD Bits 14 13 12 w Type1) reg. addr. Description Bank Address [1] BA1 Bank Address 0B Bank Address [0] 0B BA0 Bank Address Active Power-Down Mode Select PD Fast exit 0B 1B PD Slow exit Write Recovery2) Note: All other bit combinations are illegal. 001B 010B 011B 100B 101B DLL 8 w WR 2 WR 3 WR 4 WR 5 WR 6
WR
[11:9]
w
DLL Reset DLL No 0B 1B DLL Yes Test Mode 0B TM Normal Mode 1B TM Vendor specific test mode CAS Latency Note: All other bit combinations are illegal. 010B 011B 100B 101B 110B 111B CL reserved CL 3 CL 4 CL 5 CL 6 CL 7
TM
7
w
CL
[6:4]
w
Rev. 1.43, 2006-11 03292006-L40N-L04G
10
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Field BT
Bits 3
Type1) w
Description Burst Type 0B BT Sequential BT Interleaved 1B Burst Length Note: All other bit combinations are illegal. 010B BL 4 011B BL 8
BL
[2:0]
w
1) w = write only register bits 2) Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer: WR [cycles] tWR (ns) / tCK (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue tWR timing WRMIN is determined by tCK.MAX and WRMAX is determined by tCK.MIN.
Rev. 1.43, 2006-11 03292006-L40N-L04G
11
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 7
Extended Mode Register Definition (BA[1:0] = 01B)
Field BA1 BA0 Qoff Bits 14 13 12 w Type
1)
Description Bank Address [1] BA1 Bank Address 0B Bank Address [0] 0B BA0 Bank Address Output Disable QOff Output buffers enabled 0B 1B QOff Output buffers disabled Complement Data Strobe (DQS Output) 0B DQS Enable 1B DQS Disable Off-Chip Driver Calibration Program 000B OCD OCD calibration mode exit, maintain setting 001B OCD Drive (1) 010B OCD Drive (0) 100B OCD Adjust mode 111B OCD OCD calibration default Additive Latency Note: All other bit combinations are illegal. 000B 001B 010B 011B 100B 101B 110B AL 0 AL 1 AL 2 AL 3 AL 4 AL 5 AL 6
reg. addr.
DQS
10
OCD [9:7] Program
AL
[5:3]
RTT
2,6
Nominal Termination Resistance of ODT 00B RTT (ODT disabled) 01B RTT 75 Ohm 10B RTT 150 Ohm 11B RTT 50 Ohm Off-chip Driver Impedance Control 0B DIC Full (Driver Size = 100%) 1B DIC Reduced DLL Enable 0B DLL Enable 1B DLL Disable
DIC
1
DLL
0
1) w = write only register bits
Rev. 1.43, 2006-11 03292006-L40N-L04G
12
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 8
EMRS(2) Programming Extended Mode register Definition (BA[1:0]=10B)
Field BA Bits [14:13] Type1) w Description Bank Adress[14:13] 00B BA MRS 01B BA EMRS(1) 10B BA EMRS(2) 11B BA EMRS(3): Reserved Address Bus[12:8] A[12:8] Address bits 0B Address Bus[7] Note: adapted self refresh rate for Tcase > 85C 0B 1B A [6:3] w A7 disable A7 enable 2)3)
A A
[12:8] 7
w w
Address Bus[6:3] 0B A[6:3] Address bits Address Bus[2:0], Partial Array Self Refresh for 4 Banks 000B PASR0 Full Array 001B PASR1 Half Array (BA[1:0]=00, 01) 010B PASR2 Quarter Array (BA[1:0]=00) 011B PASR3 Not defined 100B PASR4 3/4 array (BA[1:0]=01, 10, 11) 101B PASR5 Half array (BA[1:0]=10, 11) 110B PASR6 Quarter array (BA[1:0]=11) 111B PASR7 Not defined
Partial Self Refresh for 4 banks A [2:0] w
1) w = write only 2) When DRAM is operated at 85C TCase 95C the extended self refresh rate must be enabled by setting bit A7 to "1" before the self refresh mode can be entered. 3) If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refresh is entered. Data integrity will be maintained if tREF conditions are met and no Self Refresh command is issued
Rev. 1.43, 2006-11 03292006-L40N-L04G
13
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 9
EMR(3) Programming Extended Mode Register Definition (BA[1:0]=10B)
Field BA1 BA0 A Bits 14 13 [12:0] w Type
1)
Description Bank Adress[1] BA1 Bank Address 1B Bank Adress[0] 1B BA0 Bank Address Address Bus[12:0] 0B A[12:0] Address bits
1) w = write only
TABLE 10
ODT Truth Table
Input Pin x16 components DQ[7:0] DQ[15:8] LDQS LDQS UDQS UDQS LDM UDM X X X 0 X 0 X X X X EMRS(1) Address Bit A10 EMRS(1) Address Bit A11
Note: X = don't care; 0 = bit set to low; 1 = bit set to high
Rev. 1.43, 2006-11 03292006-L40N-L04G
14
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 11
Burst Length and Sequence
Burst Length 4 Starting Address (A2 A1 A0) x00 x01 x10 x11 8 000 001 010 011 100 101 110 111 Notes 1. PageSize and Length is a function of I/O organization:32Mb x 16 organization (CA[9:0]); Page Size = 2 kByte; Page Length = 1024 Sequential Addressing (decimal) 0, 1, 2, 3 1, 2, 3, 0 2, 3, 0, 1 3, 0, 1, 2 0, 1, 2, 3, 4, 5, 6, 7 1, 2, 3, 0, 5, 6, 7, 4 2, 3, 0, 1, 6, 7, 4, 5 3, 0, 1, 2, 7, 4, 5, 6 4, 5, 6, 7, 0, 1, 2, 3 5, 6, 7, 4, 1, 2, 3, 0 6, 7, 4, 5, 2, 3, 0, 1 7, 4, 5, 6, 3, 0, 1, 2 Interleave Addressing (decimal) 0, 1, 2, 3 1, 0, 3, 2 2, 3, 0, 1 3, 2, 1, 0 0, 1, 2, 3, 4, 5, 6, 7 1, 0, 3, 2, 5, 4, 7, 6 2, 3, 0, 1, 6, 7, 4, 5 3, 2, 1, 0, 7, 6, 5, 4 4, 5, 6, 7, 0, 1, 2, 3 5, 4, 7, 6, 1, 0, 3, 2 6, 7, 4, 5, 2, 3, 0, 1 7, 6, 5, 4, 3, 2, 1, 0
2. Order of burst access for sequential addressing is "nibblebased" and therefore different from SDR or DDR components
Rev. 1.43, 2006-11 03292006-L40N-L04G
15
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
4
Truth Tables
TABLE 12
Command Truth Table
Function
CKE Previous Cycle Current Cycle H H L H H H H H H H H X X L H
CS RAS
CAS
WE BA0 BA1
A[13:11]
A10 A[9:0]
Note1)2)3)
(Extended) Mode Register Set Auto-Refresh Self-Refresh Entry Self-Refresh Exit Single Bank Precharge Precharge all Banks Bank Activate Write Write with AutoPrecharge Read Read with AutoPrecharge No Operation Device Deselect Power Down Entry Power Down Exit
H H H L H H H H H H H H H H L
L L L H L L L L L L L L L H H L H L
L L L X H L L L H H H H H X X H X H
L L L X H H H H L L L L H X X H X H
L H H X H L L H L L H H H X X H X H
BA X X X BA X BA BA BA BA BA X X X X
OP Code X X X X X Column Column Column Column X X X X X X X L H L H L H X X X X X X X X X Column Column Column Column X X X X
4)5)
4) 4)6) 4)6)7)
4)5) 4) 4)5) 4)5)8) 4)5)8)
Row Address
4)5)8) 4)5)8)
4) 4) 4)9)
4)9)
1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. 2) "X" means "H or L (but a defined logic level)". 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. 4) All DDR2 SDRAM commands are defined by states of CS, WE, RAS, CAS, and CKE at the rising edge of the clock. 5) Bank addresses BA[1:0] determine which bank is to be operated upon. For (E)MRS BA[1:0] selects an (Extended) Mode Register. 6) VREF must be maintained during Self Refresh operation. 7) Self Refresh Exit is asynchronous. 8) Burst reads or writes at BL = 4 cannot be terminated. 9) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements.
Rev. 1.43, 2006-11 03292006-L40N-L04G
16
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 13
Clock Enable (CKE) Truth Table for Synchronous Transitions
Current State1) CKE Previous Cycle6) (N-1) Power-Down Self Refresh Bank(s)Active All Banks Idle L L L L H H H Any State other than listed above
1) 2) 3) 4) 5) 6) 7) 8) 9) 10) 11)
Current Cycle6) (N) L H L H L L L H
Command Action (N)2) (N)2)3)RAS, CAS, WE, CS X DESELECT or NOP X DESELECT or NOP DESELECT or NOP DESELECT or NOP AUTOREFRESH Maintain Power-Down Power-Down Exit Maintain Self Refresh Self Refresh Exit Active Power-Down Entry Precharge Power-Down Entry Self Refresh Entry
Note4)5)
7)8)11) 7)9)10)11) 8)11)12) 9)12)13)14) 7)9)10)11)15) 9)10)11)15)
7)11)14)16) 17)
H
Refer to the Command Truth Table
12) 13) 14) 15) 16) 17)
Current state is the state of the DDR2 SDRAM immediately prior to clock edge N. Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. CKE must be maintained HIGH while the device is in OCD calibration mode. Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge. The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements "X" means "don't care (including floating around VREF)" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)). All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document. Valid commands for Power-Down Entry and Exit are NOP and DESELECT only. tCKE.MIN of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + 2xtCKE + tIH. VREF must be maintained during Self Refresh operation. On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read commands may be issued only after tXSRD (200 clocks) is satisfied. Valid commands for Self Refresh Exit are NOP and DESELCT only. Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress. Self Refresh mode can only be entered from the All Banks Idle state. Must be a legal command as defined in the Command Truth Table.
TABLE 14
Data Mask (DM) Truth Table
Name (Function) Write Enable Write Inhibit
1) Used to mask write data; provided coincident with the corresponding data.
DM L H
DQs Valid X
Note
1) 1)
Rev. 1.43, 2006-11 03292006-L40N-L04G
17
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5
Electrical Characteristics
TABLE 15
DRAM Component Operating Temperature Range
Symbol TCASE
Parameter Operating Temperature
Rating 0 to 95
Unit C
Note
1)2)3)4)
1) Operating Temperature is the case surface temperature on the center / top side of the DRAM. 2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 C under all other specification parameters. 3) Above 85 C case temperature the Auto-Refresh command interval has to be reduced to tREFI = 3.9 s. 4) When operating this product in the 85 C to 95 C TCASE temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". Note, when the High Temperature Self Refresh is enabled there is an increase of IDD6 by approximately 50%
5.1
Absolute Maximum Ratings
TABLE 16
Absolute Maximum Ratings
Symbol
Parameter
Rating min. max. 2.3 2.3 2.3 2.3 125 150
Unit
Note
VDD VDDQ VDDL VIN, VOUT TJ TSTG
Voltage on VDD pin relative to VSS Voltage on VDDQ pin relative to VSS Voltage on VDDL pin relative to VSS Voltage on any pin relative to VSS Junction Temperature Storage Temperature
-1.0 -0.5 -0.5 -0.5 -- -55
V V V V C C
1) 1) 1) 1) 1) 1)2)
1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.
Rev. 1.43, 2006-11 03292006-L40N-L04G
18
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5.2
DC Characteristics
TABLE 17
Recommended DC Operating Conditions (SSTL_18)
Symbol
Parameter
Rating Min. Typ. 1.8 1.8 1.8 2.0 2.0 2.0 0.5 x VDDQ Max. 1.9 1.9 1.9 2.1 2.1 2.1 0.51 x VDDQ
Unit
Note
VDD VDDDL VDDQ VDD VDDDL VDDQ VREF VTT
1) 2) 3) 4)
Supply Voltage Supply Voltage for DLL Supply Voltage for Output Supply Voltage Supply Voltage for DLL Supply Voltage for Output Input Reference Voltage Termination Voltage
1.7 1.7 1.7 1.9 1.9 1.9 0.49 x VDDQ
V V V V V V V V
1)2) 1)2) 1)2) 2)3) 2)3) 2)3) 4)5) 6)
VREF - 0.04
VREF
VREF + 0.04
HYB18T512161BF-[25/28/33] VDDQ tracks with VDD, VDDDL tracks with VDD. AC parameters are measured with VDD, VDDQ and VDDDL tied together. HYB18T512161BF-[20/22] The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ. 5) Peak to peak ac noise on VREF may not exceed 2% VREF (dc) 6) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in die dc level of VREF.
TABLE 18
ODT DC Electrical Characteristics
Parameter / Condition Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm Deviation of VM with respect to VDDQ / 2
1)
Symbol Rtt1(eff) Rtt2(eff) Rtt3(eff) delta VM
Min. 60 120 40 -6.00
Nom. 75 150 50 --
Max. 90 180 60 + 6.00
Unit %
Note
1)
1)
1)
2)
Measurement Definition for Rtt(eff): Apply VIH(ac) and VIL(ac) to test pin separately, then measure current I(VIHac) and I(VILac) respectively. Rtt(eff) = (VIH(ac) - VIL(ac)) /(I(VIHac) - I(VILac)). 2) Measurement Definition for VM: Turn ODT on and measure voltage (VM) at test pin (midpoint) with no load: delta VM = ((2 x VM / VDDQ) - 1) x 100%
Rev. 1.43, 2006-11 03292006-L40N-L04G
19
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 19
Input and Output Leakage Currents
Symbol IIL IOL Parameter / Condition Input Leakage Current; any input 0 V < VIN < VDD Output Leakage Current; 0 V < VOUT < VDDQ Min. -2 -5 Max. +2 +5 Unit A A Note
1) 2)
1) all other pins not under test = 0 V 2) DQ's, LDQS, LDQS, UDQS, UDQS, DQS, DQS are disabled and ODT is turned off
5.3
DC & AC Characteristics
In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, DQS. This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the DQS signals are internally disabled and don't care.
DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) "Enable DQS" mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at VREF.
TABLE 20
DC & AC Logic Input Levels
Symbol Parameter DC input logic high DC input low AC input logic high AC input low Min. Max. Units V V V V
VIH(dc) VIL(dc) VIH(ac) VIL(ac)
VREF + 0.125
-0.3
VDDQ + 0.3 VREF - 0.125
--
VREF + 0.250
--
VREF - 0.250
TABLE 21
Single-ended AC Input Test Conditions
Symbol Condition Input reference voltage Input signal maximum peak to peak swing Input signal minimum Slew Rate Value 0.5 x VDDQ 1.0 1.0 Unit V V V / ns Note
1) 1) 2)3)
VREF VSWING.MAX
SLEW
1) Input waveform timing is referenced to the input signal crossing through the VREF level applied to the device under test. 2) The input signal minimum Slew Rate is to be maintained over the range from VIH(ac).MIN to VREF for rising edges and the range from VREF to VIL(ac).MAX for falling edges as shown in Figure 2 3) AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to VIL(ac) on the negative transitions.
Rev. 1.43, 2006-11 03292006-L40N-L04G
20
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
FIGURE 2
Single-ended AC Input Test Conditions Diagram
TABLE 22
Differential DC and AC Input and Output Logic Levels
Symbol Parameter DC input signal voltage DC differential input voltage AC differential input voltage AC differential cross point input voltage AC differential cross point output voltage Min. -0.3 0.25 0.5 0.5 x VDDQ - 0.175 0.5 x VDDQ - 0.125 Max. Unit -- -- V V V Note
1) 2) 3) 4) 5)
VIN(dc) VID(dc) VID(ac) VIX(ac) VOX(ac)
1) 2) 3) 4)
VDDQ + 0.3 VDDQ + 0.6 VDDQ + 0.6 0.5 x VDDQ + 0.175 0.5 x VDDQ + 0.125
indicates the voltage at which differential input signals must cross. 5) The value of VOX(ac) is expected to equal 0.5 x VDDQ of the transmitting device and VOX(ac) is expected to track variations in VDDQ. VOX(ac) indicates the voltage at which differential input signals must cross.
VIN(dc) specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc. VID(dc) specifies the input differential voltage VTR- VCP required for switching. The minimum value is equal to VIH(dc) - VIL(dc). VID(ac) specifies the input differential voltage VTR - VCP required for switching. The minimum value is equal to VIH(ac) - VIL(ac). The value of VIX(ac) is expected to equal 0.5 x VDDQ of the transmitting device and VIX(ac) is expected to track variations in VDDQ. VIX(ac)
FIGURE 3
Differential DC and AC Input and Output Logic Levels Diagram
Rev. 1.43, 2006-11 03292006-L40N-L04G
21
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5.4
Output Buffer Characteristics
TABLE 23
Full Strength Calibrated Pull-up Driver Characteristics
Voltage (V)
Calibrated Pull-up Driver Current [mA] Nominal(18 Nominal Minimum1) Nominal Low2)(18.75 Ohms) ohms)3) (21 Ohms) Nominal High2)(17.25 Ohms) -11.8 -17.4 -23.0 Nominal Maximum4) (15 Ohms) -13.3 -20.0 -27.0
0.2 0.3 0.4
1) 2) 3) 4)
-9.5 -14.3 -18.3
-10.7 -16.0 -21.0
-11.4 -16.5 -21.2
The driver characteristics evaluation conditions are Nominal Minimum 95 C (TCASE). VDDQ = 1.7 V, any process The driver characteristics evaluation conditions are Nominal Low and Nominal High 25 C (TCASE), VDDQ = 1.8 V, any process The driver characteristics evaluation conditions are Nominal 25 C (TCASE), VDDQ = 1.8 V, typical process The driver characteristics evaluation conditions are Nominal Maximum 0 C (TCASE), VDDQ = 1.9 V, any process
TABLE 24
Full Strength Calibrated Pull-down Driver Characteristics
Voltage (V) Calibrated Pull-down Driver Current [mA] Nominal Minimum1) (21 Ohms) 0.2 0.3 0.4
1) 2) 3) 4)
Nominal Low2)(18.75 Ohms) 10.7 16.0 21.0
Nominal3)(18 ohms) 11.5 16.6 21.6
Nominal High2)(17.25 Ohms) 11.8 17.4 23.0
Nominal Maximum4) (15 Ohms) 13.3 20.0 27.0
9.5 14.3 18.7
The driver characteristics evaluation conditions are Nominal Minimum 95 C (TCASE). VDDQ = 1.7 V, any process The driver characteristics evaluation conditions are Nominal Low and Nominal High 25 C (TCASE), VDDQ = 1.8V, any process The driver characteristics evaluation conditions are Nominal 25 C (TCASE), VDDQ = 1.8 V, typical process The driver characteristics evaluation conditions are Nominal Maximum 0 C (TCASE), VDDQ = 1.9 V, any process
Rev. 1.43, 2006-11 03292006-L40N-L04G
22
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5.5
Input / Output Capacitance
TABLE 25
Input / Output Capacitance
Symbol CCK CDCK CI CDI CIO CDIO
Parameter Input capacitance, CK and CK Input capacitance delta, CK and CK Input capacitance, all other input-only pins Input capacitance delta, all other input-only pins Input/output capacitance, DQ, DM, DQS, DQS Input/output capacitance delta, DQ, DM, DQS, DQS
Min. 1.0 -- 1.0 -- 2.5 --
Max. 2.0 0.25 1.75 0.25 3.5 0.5
Unit pF pF pF pF pF pF
Rev. 1.43, 2006-11 03292006-L40N-L04G
23
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5.6
Overshoot and Undershoot Specification
TABLE 26
AC Overshoot / Undershoot Specification for Address and Control Pins
Parameter Maximum peak amplitude allowed for overshoot area Maximum peak amplitude allowed for undershoot area Maximum overshoot area above VDD Maximum undershoot area below VSS
-20 0.5 0.5 0.80 0.80
-22 0.5 0.5 0.80 0.80
-25 0.5 0.5 0.80 0.80
-28 0.5 0.5 0.80 0.80
-33 0.5 0.5 0.80 0.80
Unit V V V.ns V.ns
FIGURE 4
AC Overshoot / Undershoot Diagram for Address and Control Pins
Rev. 1.43, 2006-11 03292006-L40N-L04G
24
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 27
AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins
Parameter Maximum peak amplitude allowed for overshoot area Maximum peak amplitude allowed for undershoot area Maximum overshoot area above VDDQ Maximum undershoot area below VSSQ -20 0.9 0.9 0.23 0.23 -22 0.9 0.9 0.23 0.23 -25 0.9 0.9 0.23 0.23 -28 0.9 0.9 0.23 0.23 -33 0.9 0.9 0.23 0.23 Unit V V V.ns V.ns
FIGURE 5
AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins
Rev. 1.43, 2006-11 03292006-L40N-L04G
25
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5.7
AC Characteristics
5.7.1
Speed Grade Definitions
TABLE 28
Speed Grade Definition
Speed Grade Parameter Clock Frequency @ CL = 3 @ CL = 4 @ CL = 5 @ CL = 6 @ CL = 7 Row Active Time Row Cycle Time RAS-CAS-Delay Row Precharge Time Symbol
-20
-22
-25
-28
-33 Min. Max. 3.75 8 3.75 8 3.33 8 3.33 8 -- 45 60 15 15 -- 70k -- -- --
Unit
Note
Min. Max. Min. Max. Min. Max. Min. Max. 3.75 8 3.75 8 3 2.5 2.0 45 60 15 15 8 8 8 70k -- -- -- 3.75 8 3.75 8 3 2.5 2.2 45 60 15 15 8 8 8 70k -- -- -- 3.75 8 3.75 8 3 2.5 -- 45 60 15 15 8 8 -- 70k -- -- -- 3.75 8 3.75 8 3 2.8 -- 45 60 15 15 8 8 -- 70k -- -- --
tCK tCK tCK tCK tCK tRAS tRC tRCD tRP
ns ns ns ns ns ns ns ns ns
1)2)3)4) 1)2)3)4) 1)2)3)4) 1)2)3)4) 1)2)3)4) 1)2)3)4) 5) 1)2)3)4) 1)2)3)4) 1)2)3)4)
1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 7.Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0). 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, input reference level is the crosspoint when in differential strobe mode. 3) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 4) The output timing reference voltage level is VTT. 5) tRAS.MAX is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x tREFI.
Rev. 1.43, 2006-11 03292006-L40N-L04G
26
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
5.7.2
AC Timing Parameters
TABLE 29
Timing Parameter by Speed Grade
List of Timing Parameters
Parameter
Symbol
-20 Min. Max. +450 -- 0.55 -- 0.55
-22 Min. -450 2 0.45 3 0.45 Max. +450 -- 0.55 -- 0.55
-25 Min. -500 2 0.45 3 0.45 Max. +500 -- 0.55 -- 0.55
Unit
Note1)
2)3)4)5)6)
DQ output access time from CK / CK CAS A to CAS B command period CK, CK high-level width CKE minimum high and low pulse width CK, CK low-level width Auto-Precharge write recovery + precharge time Minimum time clocks remain ON after CKE asynchronously drops LOW DQ and DM input hold time (differential data strobe)
tAC tCCD tCH tCKE tCL tDAL tDELAY
-450 2 0.45 3 0.45
ps
tCK tCK tCK tCK tCK
ns
WR + tRP --
WR + tRP --
WR + tRP --
7)18)
tIS + tCK + -- tIH
145 -105 0.35 -450 0.35 -- WL - 0.25 20 -105 0.2 0.2 -- -- -- +450 -- 450 WL + 0.25 -- -- -- --
tIS + tCK + -- tIH
220 -30 0.35 -450 0.35 -- WL - 0.25 95 -30 0.2 0.2 -- -- -- +450 -- 450 WL + 0.25 -- -- -- --
tIS + tCK + -- tIH
250 0 0.35 -500 0.35 -- WL - 0.25 125 0 0.2 0.2 -- -- -- +500 -- 450 WL + 0.25 -- -- -- --
8)
tDH
ps ps
9)
DQ and DM input hold time (single tDH1 ended data strobe) DQ and DM input pulse width (each tDIPW input) DQS output access time from CK / tDQSCK CK DQS input low (high) pulse width (write cycle) DQS-DQ skew (for DQS & associated DQ signals)
9)
tCK
ps
9)
tDQSL,H tDQSQ
tCK
ps
10)
Write command to 1st DQS latching tDQSS transition DQ and DM input setup time (differential data strobe)
tCK
ps ps
9)
tDS
DQ and DM input setup time (single tDS1 ended data strobe) DQS falling edge hold time from CK tDSH (write cycle) DQS falling edge to CK setup time (write cycle) Clock half period CK / CK
9)
tCK tCK
-- ps
11) 12)
tDSS
tHP Data-out high-impedance time from tHZ
MIN. (tCL, tCH) --
MIN. (tCL, tCH)
MIN. (tCL, tCH) --
tAC.MAX --
tAC.MAX
tAC.MAX
Rev. 1.43, 2006-11 03292006-L40N-L04G
27
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Parameter
Symbol
-20 Min. Max. --
-22 Min. 525 0.6 Max. -- --
-25 Min. 575 0.6 Max. -- --
Unit
Note1)
2)3)4)5)6)
Address and control input hold time tIH Address and control input pulse width (each input) Address and control input setup time DQ low-impedance time from CK / CK Mode register set command cycle time OCD drive mode output delay Data output hold time from DQS Data hold skew factor Average periodic refresh Interval Auto-Refresh to Active/AutoRefresh command period Read preamble Read postamble Active bank A to Active bank B command period Internal Read to Precharge command delay Write preamble Write postamble Auto-Precharge
525 0.6
ps
tIPW
tCK
tIS tLZ(DQ)
400 2x
--
400
--
450 2x
--
ps ps ps
12)
DQS low-impedance from CK / CK tLZ(DQS)
tAC.MIN tAC.MIN
2 0
tAC.MAX 2 x tAC.MIN tAC.MAX tAC.MIN
-- 12 -- 600 7.8 3.9 -- 1.1 0.60 -- -- 2 0
tAC.MAX tAC.MAX
-- 12 -- 600 7.8 3.9 -- 1.1 0.60 -- --
tAC.MIN tAC.MIN
2 0
tAC.MAX tAC.MAX
-- 12 -- 600 7.8 3.9 -- 1.1 0.60 -- --
12)
tMRD tOIT tQH tQHS tREFI tRFC tRPRE tRPST tRRD tRTP
tCK
ns -- ps s s ns
13)14) 13)15) 16)
tHP-tQHS
-- -- -- 105 0.9 0.40 10 7.5
tHP-tQHS
-- -- -- 105 0.9 0.40 10 7.5
tHP-tQHS
-- -- -- 105 0.9 0.40 10 7.5
tCK tCK
ns ns
12) 12) 14)17)
tWPRE tWPST Write recovery time for write without tWR
Write recovery time for write with Auto-Precharge Internal Write to Read command delay Exit power down to any valid command (other than NOP or Deselect) Exit active power-down mode to Read command (slow exit, lower power) WR
0.35 x tCK -- 0.40 13 0.60 -- -- -- --
0.35 x tCK -- 0.40 13 0.60 -- -- -- --
0.35 x tCK -- 0.40 15 0.60 -- -- -- --
tCK tCK
ns
17)
tWR/tCK
7.5 2
tWR/tCK
7.5 2
tWR/tCK
7.5 2
tCK
ns
18)
tWTR tXARD
19)
tCK
20)
tXARDS
10 - AL
--
9 - AL
--
8 - AL
--
tCK
20)
Exit precharge power-down to any tXP valid command (other than NOP or Deselect)
2
--
2
--
2
--
tCK
Rev. 1.43, 2006-11 03292006-L40N-L04G
28
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Parameter
Symbol
-20 Min. Max. -- --
-22 Min. Max. -- --
-25 Min. Max. -- --
Unit
Note1)
2)3)4)5)6)
Exit Self-Refresh to non-Read command Exit Self-Refresh to Read command 1) VDDQ, VDD refer to Chapter 1.
tXSNR tXSRD
tRFC +10
200
tRFC +10
200
tRFC +10
200
ns
tCK
2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 5 of this data sheet. 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross.The DQS / DQS, input reference level is the crosspoint when in differential strobe mode;The input reference level for signals other than CK/CK, DQS / DQS is defined in Chapter 5.3 of this data sheet. 5) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 6) The output timing reference voltage level is VTT. See Chapter 5 for the reference load for timing measurements. 7) For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MR. 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. In case of clock frequency change during power-down, a specific procedure is required. 9) timing is referenced to Industrial standard definition 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle. 11) MIN (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH). 12) The tHZ, tRPST and tLZ, tRPRE parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (tHZ, tRPST), or begins driving (tLZ, tRPRE). tHZ and tLZ transitions occur in the same access time windows as valid data transitions.These parameters are verified by design and characterization, but not subject to production test. 13) The Auto-Refresh command interval has be reduced to 3.9 s when operating the DDR2 DRAM in a temperature range between 85 C and 95 C. 14) 0 C TCASE 85 C 15) 85 C < TCASE 95 C 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device. 17) The maximum limit for the tWPST parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly. 18) WR must be programmed to fulfill the minimum requirement for the tWR timing parameter, where WRMIN[cycles] = tWR(ns)/tCK(ns) rounded up to the next integer value. tDAL = WR + (tRP/tCK). For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MRS. 19) Minimum tWTR is two clocks when operating the DDR2-SDRAM at frequencies 200 z. 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active powerdown mode" (MR, A12 = "0") a fast power-down exit timing tXARD can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing tXARDS has to be satisfied.
Rev. 1.43, 2006-11 03292006-L40N-L04G
29
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 30
Timing Parameter by Speed Grade
Parameter Symbol -28 Min. DQ output access time from CK / CK CAS A to CAS B command period Max. +550 -- 0.55 -- 0.55 -- -- -- -- -- +550 -- 450 -33 Min. -600 2 0.45 3 0.45 WR + tRP Max. +600 -- 0.55 -- 0.55 -- -- -- -- -- +600 -- 450 ps Unit Note1)
2)3)4)5)6)
tAC tCCD CK, CK high-level width tCH CKE minimum high and low pulse width tCKE CK, CK low-level width tCL Auto-Precharge write recovery + precharge time tDAL Minimum time clocks remain ON after CKE tDELAY
asynchronously drops LOW DQ and DM input hold time (differential data strobe) DQ and DM input hold time (single ended data strobe) DQ and DM input pulse width (each input) DQS output access time from CK / CK DQS input low (high) pulse width (write cycle) DQS-DQ skew (for DQS & associated DQ signals) Write command to 1st DQS latching transition DQ and DM input setup time (differential data strobe)
-550 2 0.45 3 0.45 WR + tRP
tCK tCK tCK tCK tCK
ns ps ps
7)18) 8)
tIS + tCK + tIH
275 25 0.35 -550 0.35 --
tIS + tCK + tIH
295 45 0.35 -600 0.35 --
tDH tDH1 tDIPW tDQSCK tDQSL,H tDQSQ tDQSS tDS
9)
9)
tCK
ps
9)
tCK
ps
10)
WL - 0.25 WL + 0.25 WL - 0.25 WL + 0.25 tCK 150 25 0.2 0.2 -- 625 0.6 500 2x -- -- -- -- 170 45 0.2 0.2 -- 675 0.6 550 2x -- -- -- -- ps ps
9)
DQ and DM input setup time (single ended data tDS1 strobe) DQS falling edge hold time from CK (write cycle) tDSH DQS falling edge to CK setup time (write cycle) Clock half period Data-out high-impedance time from CK / CK Address and control input hold time Address and control input pulse width (each input) Address and control input setup time DQ low-impedance time from CK / CK DQS low-impedance from CK / CK Mode register set command cycle time OCD drive mode output delay Data output hold time from DQS Data hold skew factor Average periodic refresh Interval
9)
tDSS tHP tHZ tIH tIPW tIS tLZ(DQ) tLZ(DQS) tMRD tOIT tQH tQHS tREFI
tCK tCK
-- ps ps
11) 12)
MIN. (tCL, tCH)
MIN. (tCL, tCH)
tAC.MAX
-- -- --
tAC.MAX
-- -- --
tCK
ps ps ps
12)
tAC.MIN tAC.MIN
2 0
tAC.MAX tAC.MAX
-- 12 -- 600 7.8 3.9
tAC.MIN tAC.MIN
2 0
tAC.MAX tAC.MAX
-- 12 -- 600 7.8 3.9
12)
tCK
ns -- ps s s
13)14) 13)15)
tHP-tQHS
-- -- --
tHP-tQHS
-- -- --
Rev. 1.43, 2006-11 03292006-L40N-L04G
30
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Parameter
Symbol
-28 Min. Max. -- 1.1 0.60 -- -- -- 0.60 -- -- -- -- -- -- -- --
-33 Min. 105 0.9 0.40 10 7.5 0.35 x tCK 0.40 15 Max. -- 1.1 0.60 -- -- -- 0.60 -- -- -- -- -- -- -- --
Unit
Note1)
2)3)4)5)6)
Auto-Refresh to Active/Auto-Refresh command period Read preamble
tRFC
105 0.9 0.40 10 7.5 0.35 x tCK 0.40 15
ns
16)
tRPRE Read postamble tRPST Active bank A to Active bank B command period tRRD Internal Read to Precharge command delay tRTP Write preamble tWPRE Write postamble tWPST Write recovery time for write without AutotWR
Precharge Write recovery time for write with Auto-Precharge WR Internal Write to Read command delay Exit power down to any valid command (other than NOP or Deselect)
tCK tCK
ns ns
12) 12) 14)17)
tCK tCK
ns
17)
tWR/tCK
7.5 2 7 - AL 2
tWR/tCK
7.5 2 6 - AL 2
tCK
ns
18) 19) 20)
tWTR tXARD
tCK tCK tCK
ns
Exit active power-down mode to Read command tXARDS (slow exit, lower power) Exit precharge power-down to any valid command (other than NOP or Deselect) Exit Self-Refresh to non-Read command Exit Self-Refresh to Read command
20)
tXP tXSNR tXSRD
tRFC +10
200
tRFC +10
200
tCK
1) VDDQ, VDD refer to Chapter 1. 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue. 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 5 of this data sheet. 4) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross.The DQS / DQS input reference level is the crosspoint when in differential strobe mode;The input reference level for signals other than CK/CK, DQS / DQS is defined in Chapter 5.3 of this data sheet. 5) Inputs are not recognized as valid until VREF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 6) The output timing reference voltage level is VTT. See Chapter 5 for the reference load for timing measurements. 7) For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MR. 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. In case of clock frequency change during power-down, a specific procedure is required. 9) timing is referenced to Industrial standard definition 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle. 11) MIN (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH). 12) The tHZ, tRPST and tLZ, tRPRE parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (tHZ, tRPST), or begins driving (tLZ, tRPRE). tHZ and tLZ transitions occur in the same access time windows as valid data transitions.These parameters are verified by design and characterization, but not subject to production test. 13) The Auto-Refresh command interval has be reduced to 3.9 s when operating the DDR2 DRAM in a temperature range between 85 C and 95 C. 14) 0 C TCASE 85 C 15) 85 C < TCASE 95 C 16) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
Rev. 1.43, 2006-11 03292006-L40N-L04G
31
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
17) The maximum limit for the tWPST parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly. 18) WR must be programmed to fulfill the minimum requirement for the tWR timing parameter, where WRMIN[cycles] = tWR(ns)/tCK(ns) rounded up to the next integer value. tDAL = WR + (tRP/tCK). For each of the terms, if not already an integer, round to the next highest integer. tCK refers to the application clock period. WR refers to the WR parameter stored in the MRS. 19) Minimum tWTR is two clocks when operating the DDR2-SDRAM at frequencies 200 MHz. 20) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active powerdown mode" (MR, A12 = "0") a fast power-down exit timing tXARD can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing tXARDS has to be satisfied.
5.7.3
ODT AC Electrical Characteristics
TABLE 31
ODT AC Electrical Characteristics and Operating Conditions for all bins
Symbol
Parameter / Condition Min. Max. 2
Unit Note
tAOND tAON tAONPD tAOFD tAOF tAOFPD tANPD tAXPD
ODT turn-on delay ODT turn-on ODT turn-on (Power-Down Modes) ODT turn-off delay ODT turn-off ODT turn-off (Power-Down Modes) ODT to Power Down Mode Entry Latency ODT Power Down Exit Latency
2
tCK
ns ns
1)
tAC.MIN tAC.MIN + 2 ns
2.5
tAC.MAX + 0.7 ns 2 tCK + tAC.MAX + 1 ns
2.5
tCK
ns ns
2)
tAC.MIN tAC.MIN + 2 ns
3 8
tAC.MAX + 0.6 ns 2.5 tCK + tAC.MAX + 1 ns
-- --
tCK tCK
1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from tAOND. 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD.
Rev. 1.43, 2006-11 03292006-L40N-L04G
32
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
6
Specifications and Conditions
TABLE 32
IDD Measurement Conditions
Parameter
Symbol
Note
1)2)3)4) 5)6)
Operating Current - One bank Active - Precharge IDD0 tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRAS.MIN(IDD), CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching. Operating Current - One bank Active - Read - Precharge IDD1 IOUT = 0 mA, BL = 4, tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRAS.MIN(IDD), tRCD = tRCD(IDD), AL = 0, CL = CL(IDD); CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching. Precharge Power-Down Current IDD2P All banks idle; CKE is LOW; tCK = tCK(IDD);Other control and address inputs are stable; Data bus inputs are floating. Precharge Standby Current All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK(IDD); Other control and address inputs are switching, Data bus inputs are switching.
1)2)3)4) 5)6)
1)2)3)4) 5)6)
IDD2N
1)2)3)4) 5)6)
Precharge Quiet Standby Current IDD2Q All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK(IDD); Other control and address inputs are stable, Data bus inputs are floating. Active Power-Down Current All banks open; tCK = tCK(IDD), CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to "0" (Fast Power-down Exit). Active Power-Down Current All banks open; tCK = tCK(IDD), CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit); Active Standby Current All banks open; tCK = tCK(IDD); tRAS = tRAS.MAX(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; Operating Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = CL(IDD); tCK = tCK(IDD); tRAS = tRAS.MAX.(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; IOUT = 0 mA. Operating Current Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = CL(IDD); tCK = tCK(IDD); tRAS = tRAS.MAX(IDD), tRP = tRP(IDD); CKE is HIGH, CS is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; Burst Refresh Current tCK = tCK(IDD), Refresh command every tRFC = tRFC(IDD) interval, CKE is HIGH, CS is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.
1)2)3)4) 5)6)
IDD3P(0)
1)2)3)4) 5)6)
IDD3P(1)
1)2)3)4) 5)6)
IDD3N
1)2)3)4) 5)6)
IDD4R
1)2)3)4) 5)6)
IDD4W
1)2)3)4) 5)6)
IDD5B
1)2)3)4) 5)6)
Distributed Refresh Current IDD5D tCK = tCK(IDD), Refresh command every tREFI = 7.8 s interval, CKE is LOW and CS is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.
1)2)3)4) 5)6)
Rev. 1.43, 2006-11 03292006-L40N-L04G
33
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Parameter
Symbol
Note
1)2)3)4) 5)6)
Self-Refresh Current IDD6 CKE 0.2 V; external clock off, CK and CK at 0 V; Other control and address inputs are floating, Data bus inputs are floating. Operating Bank Interleave Read Current IDD7 1. All banks interleaving reads, IOUT = 0 mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD) -1 x tCK(IDD); tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD); CKE is HIGH, CS is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. 1) VDDQ = 2.0 V 0.1 V; VDD = 2.0 V 0.1 V 2) IDD specifications are tested after the device is properly initialized. 3) IDD parameter are specified with ODT disabled.
4) 5) 6) 7) Data Bus consists of DQ, DM, DQS, DQS, LDQS, LDQS, UDQS and UDQS. Definitions for IDD: see Table 33 Timing parameter minimum and maximum values for IDD current measurements are defined in chapter 7.. A = Activate, RA = Read with Auto-Precharge, D=DESELECT
1)2)3)4) 5)6)7)
TABLE 33
Definition for IDD
Parameter LOW HIGH STABLE FLOATING SWITCHING Description defined as VIN VIL(ac).MAX defined as VIN VIH(ac).MIN defined as inputs are stable at a HIGH or LOW level defined as inputs are VREF = VDDQ / 2 defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes
Rev. 1.43, 2006-11 03292006-L40N-L04G
34
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
TABLE 34
IDD Specification
Speed Grade Symbol -20 typ. 92 99 4 46 40 30 5 52 166 189 127 5 4 204 -22 typ. 87 94 4 43 38 29 5 48 158 173 122 5 4 204 -25 typ. 81 89 4 41 38 28 5 47 153 163 119 5 4 193 -28 typ. 77 85 4 38 35 27 5 43 145 149 115 5 4 193 -33 typ. 70 78 4 33 31 23 4 37 127 129 109 4 3 179 mA mA mA mA mA mA mA mA mA mA mA mA mA mA
3) 3) 1) 2)
Unit
Note
IDD0 IDD1 IDD2P IDD2N IDD2Q IDD3P(0) IDD3P(1) IDD3N IDD4R IDD4W IDD5B IDD5D IDD6 IDD7
1) MRS(12)=0 2) MRS(12)=1 3) 0 TCASE 85C
Rev. 1.43, 2006-11 03292006-L40N-L04G
35
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
7
7.1
Package
Package Dimension
FIGURE 6
Package Outline P-TFBGA-84 (top view)
Rev. 1.43, 2006-11 03292006-L40N-L04G
36
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
7.2
Package Thermal Characteristics
TABLE 35
Package thermal characteristics
JESD51 Industrial standard Board Air Flow Rth[K/W]
Theta_jA 1s0p 0 m/s 69
1)
Theta_jC2) 2s0p 1 m/s 53 3 m/s 47 0 m/s 41 1 m/s 35 3 m/s 33 -- 5
1) Junction to Ambient thermal resistance. The value has been obtained by simulation using the conditions stated in the Industrial standard JESD-51 standard. 2) Junction to Case thermal resistance. The value has been obtained by simulation.
Rev. 1.43, 2006-11 03292006-L40N-L04G
37
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
List of Figures
Figure 1 Figure 2 Figure 3 Figure 4 Figure 5 Figure 6 Pin Configuration for x16 components, P-TFBGA-84 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Single-ended AC Input Test Conditions Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Differential DC and AC Input and Output Logic Levels Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 AC Overshoot / Undershoot Diagram for Address and Control Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins . . . . . . . . . . . . . . . . . . . . . . . . . 25 Package Outline P-TFBGA-84 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Rev. 1.43, 2006-11 03292006-L40N-L04G
38
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
List of Tables
Table 1 Table 2 Table 3 Table 4 Table 5 Table 6 Table 7 Table 8 Table 9 Table 10 Table 11 Table 12 Table 13 Table 14 Table 15 Table 16 Table 17 Table 18 Table 19 Table 20 Table 21 Table 22 Table 23 Table 24 Table 25 Table 26 Table 27 Table 28 Table 29 Table 30 Table 31 Table 32 Table 33 Table 34 Table 35 Ordering Information for RoHS compliant products . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin Configuration of DDR SDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Abbreviations for Pin Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Abbreviations for Buffer Type . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 512-Mbit DDR2 Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Mode Register Definition (BA[1:0] = 00B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Extended Mode Register Definition (BA[1:0] = 01B). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 EMRS(2) Programming Extended Mode register Definition (BA[1:0]=10B) . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 EMR(3) Programming Extended Mode Register Definition (BA[1:0]=10B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 ODT Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Burst Length and Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Command Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Clock Enable (CKE) Truth Table for Synchronous Transitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Data Mask (DM) Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 DRAM Component Operating Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Recommended DC Operating Conditions (SSTL_18) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 ODT DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Input and Output Leakage Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 DC & AC Logic Input Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Single-ended AC Input Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Differential DC and AC Input and Output Logic Levels. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Full Strength Calibrated Pull-up Driver Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Full Strength Calibrated Pull-down Driver Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Input / Output Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 AC Overshoot / Undershoot Specification for Address and Control Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins . . . . . . . . . . . . . . . . . . . . . 25 Speed Grade Definition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Timing Parameter by Speed Grade . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Timing Parameter by Speed Grade . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 ODT AC Electrical Characteristics and Operating Conditions for all bins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 IDD Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Definition for IDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 IDD Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Rev. 1.43, 2006-11 03292006-L40N-L04G
39
Internet Data Sheet
HYB18T512161BF-20/22/25/28/33 512-Mbit Double-Data-Rate-Two SDRAM
Table of Contents
1 1.1 1.2 2 2.1 2.2 3 4 5 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.7.1 5.7.2 5.7.3 6 7 7.1 7.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 512 Mbit DDR2 Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Truth Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . DC & AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output Buffer Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input / Output Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Overshoot and Undershoot Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Speed Grade Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ODT AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 18 19 20 22 23 24 26 26 27 32
Specifications and Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Package Dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Rev. 1.43, 2006-11 03292006-L40N-L04G
40
Internet Data Sheet
Edition 2006-11 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 Munchen, Germany (c) Qimonda AG 2006. All Rights Reserved. Legal Disclaimer The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office. Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office. Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. www.qimonda.com

▲Up To Search▲

Price & Availability of HYB18T512161BF-20

	To Download HYB18T512161BF-20 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .